8-Port PoE PSE Controller/Manager




PD77728

Introduction

The PD77728 device is a part of Microchip's seventh generation IEEE^{*} 802.3bt compliant Power over Ethernet (PoE) Power Sourcing Equipment (PSE) family. This device is a fully integrated 8-port PoE controller and PoE manager with integrated Field Effect Transistor (FET) switches and current sense resistors. Up to 12 devices can be cascaded to provide 48 4-pair ports. The device is available in a 56-pin 8 mm × 8 mm QFN package.

The following figure shows the typical PoE application of the PD77728 device.

Figure 1. Typical PoE Application



Features

The PD77728 device and PD77728 based PSE have the following key features:

- Supported Standards
 - IEEE 802.3bt
- Supported PD Types
 - Type 1, Type 2 PDs (802.3af, 802.3at)
 - Single-Signature (Type 1–4) PDs
 - Dual-Signature (Type 3 and 4) PDs
 - Pre-Standard (Legacy) 4-pair PDs
 - Supports non-compliant and legacy PDs
- Four Operational Modes
 - Controller mode in conjunction with PD77020 PSE Power Management Controller
 - Semi-Auto mode
 - Managed Auto mode
 - Unmanaged Auto mode
- Cascade up to 12 devices to support 96 × 2-pair ports or 48 × 4-pair ports and any 4-pair/2-pair combination
- Device Features
 - Stand-Alone device supports up to 8 × 2-pair ports or 4 × 4-pair ports and any 4-pair/2-pair combination
 - Per-Port integrated FET, sense resistor, and port diode
 - Total port resistance of 160 $m\Omega$
 - Device power dissipation \leq 2W at full load
 - Two power rails (55V and 3.3V) for maximum power efficiency
 - Guaranteed 4-pair output power of > 90W
 - Over Supply Signal (OSS) support
 - AutoClass support
 - Supports Fast and Perpetual PoE
 - MarkHold function support
 - Host Interface through I²C Communication
- Real-Time Protection (RTP)
- Measurements
 - Per-Port voltage and current measurement
 - Accurate main power measurement
- Surge
 - Surge up to 2 kV without additional components per IEC61000-4-5-2014
 - Surge compliance, ITU-T K.21, GR1089, IE61000-4-5-2014, EN55024
 - Up to 10 kV per IEC61000-4-5-2014
 - Up to 6 kV per ITU-T K.21
- Physical Characteristics
 - Ambient temperature range –40 °C to 85 °C
 - 56-pin 8 mm × 8 mm QFN package with thermal pad
 - MSL3, RoHS compliant



Applications

The PD77728 based PSE has the following typical applications:

- Switches and routers for enterprise, small and medium business, SOHO, and commercial markets
- Switches for lighting market
- PoE injectors



Table of Contents

Intr		on	
		res	
	Appli	cations	3
1.	Funct	ional Descriptions	6
	1.1.	Analog Front-End Block	6
	1.2.	Voltage and Temperature Measurement Module	6
	1.3.	Digital Processing and Control Block	7
	1.4.	PoE Controller	7
	1.5.	Power	7
	1.6.	Real-Time Protection (RTP)	7
	1.7.	Over Supply Shutdown (OSS)	8
	1.8.	V _{MAIN} Under-Voltage Lockout (V _{MAIN_UVLO})	
	1.9. 1 10	Surge PSE System Modes of Operation	
2.	PD77	020 PSE Power Management Controller1	0
3.	Electr	ical Specifications	1
	3.1.	Absolute Maximum Ratings1	1
	3.2.	Immunity1	
	3.3.	Recommended Operating Conditions1	
	3.4.	Electrical Characteristics	3
4.	Pin D	escriptions1	6
5.	Appli	cation Information1	9
	5.1.	Operational Modes1	9
	5.2.	I ² C2	3
	5.3.	2-Pair and 4-Pair (2P/4P) Operation	4
	5.4.	PD77728 Communication Interface 2	4
	5.5.	OSS Pin Behavior	4
	5.6.	Compliance to Limited Power Source Requirements2	7
6.	Packa	ge Specifications2	8
	6.1.	Recommended PCB Layout	0
	6.2.	Thermal Properties	3
	6.3.	Recommended Solder Reflow Information	4
7.	Таре	and Reel Specifications3	5
8.	Orde	ring Information	7
9.	Refer	ence Documents	8
10.	Revis	on History	9
		Information	
IVIIC	-		
		Aicrochip Website	
	FIDOL	Ict Change Notification Service	U



Customer Support	40
Microchip Devices Code Protection Feature	
Legal Notice	
Trademarks	
Quality Management System	
Worldwide Sales and Service	




1. Functional Descriptions

This section describes the following four main blocks of the PD77728 device:

- Analog front-end block (x8)
- Voltage and temperature measurement module
- Digital processing and control block
- PoE controller (based on the Cortex[•]-M device)

The following figure shows a high-level block diagram of the device.

Figure 1-1. Block Diagram



1.1 Analog Front-End Block

The analog front-end block of each port contains the following components:

- Current limiting block—fast acting current limiting loop
- Classification voltage regulation
- V_{PORT} measurement analog interface
- Detection module
- Current measurement module
- Proprietary MarkHold analog block

This structure allows efficient and flexible port control. It also supports simultaneous power-up/ power-on 8 ports control.

1.2 Voltage and Temperature Measurement Module

The module measures port voltages, V_{MAIN} voltage, and temperature.



1.3 Digital Processing and Control Block

The digital block communicates with the integrated PoE controller and controls the analog front-end block. It consists of the following blocks:

- Ports ON/OFF control block
- I_{LIM} and I_{CLASS} control blocks
- I_{INRUSH} control and protection block
- Detection and R_{PORT} control block
- Port voltage and temperature measurement post-processing module
- Port current post-processing module
- RTP module

1.4 PoE Controller

The integrated PoE controller controls both port-level and device-level PoE tasks. The firmware is pre-programmed into the integrated controller with field-upgradable capability through the I²C host interface.

The integrated PoE controller provides the following features:

- Host communication interface (Fast-Mode Plus I²C interface, INT_OUT signal)
- OSS fast shut-down control
- Device-level data processing
- Supports PoE firmware download capability from host
- Manages one device 2p and 4p ports configuration
- Device-Level power budgeting and power assignment

1.5 Power

The PD77728 device is designed for low power consumption and low power dissipation, using cutting-edge process technology and proprietary port's MOSFET design.

The following two parameters allow a total power dissipation of equal to or less than 2W at T_J = 125 °C:

- Very low channel (port) resistance (typically, 160 m Ω at 25 °C)
- Very low V_{MAIN} quiescent current

The PD77728 device supports any power rail sequencing of the V_{MAIN} and V_{DD} rails.

1.6 Real-Time Protection (RTP)

This section describes the RTP blocks included in the PD77728 device. The device supports multilevel and real-time support mechanisms. All RTP mechanisms are configured by the PoE controller, implemented in the digital domain, and directly control the port analog front-end. Each port has its own RTP protection blocks. This type of design ensures fast acting protection under all conditions.

1.6.1 Current Overload (T_{LIM}/I_{LIM}) Protection

The configurable I_{LIM} and T_{LIM} parameters are based on the IEEE 802.3bt standard. T_{LIM} and I_{LIM} threshold levels are selected by firmware based on the assigned class. The port shuts down if it enters current limit (I_{LIM}) and maintains I_{LIM} for a period of T_{LIM} . Current overload RTP also protects against repetitive overload conditions, where the port repetitively enters current limit for a duration less than T_{LIM} , which might result in a device damage due to accumulated overheating. The PD77728 overload protection mechanism disconnects the port if the accumulated power poses danger to the Safe Operating Area (SOA) of the MOSFET.



1.6.2 Short-Circuit Protection

If the port enters current limit but the port voltage (V_{PORT}) drops below a configurable value, the port is considered to be in a short-circuit condition. In this case, the port is turned OFF within 100 μ s (typical) to minimize the power dissipation on the MOSFET during such a harsh condition. The voltage below which the port is considered to be in a short-circuit condition is also configurable.

1.6.3 Inrush (Power-Up) Protection

During the port inrush phase, the PD capacitor is charged with a constant current for up to 75 ms. If the PD is not limiting the current, the PSE uses its current limit to limit the capacitor inrush current (for most cases, I_{LIM} is 0.425A). Inrush current is also configurable. A failed PD capacitor, or too large a capacitor value, might result in either a true short-circuit condition on the port during inrush (leads to very high-power dissipation, equal to 0.425A × V_{MAIN}), or a very high-power dissipation due to the slow increase in the capacitor voltage. A dedicated inrush protection mechanism is provided to protect the device from such events, assuring that the port's MOSFET does not exceed its SOA under any condition.

1.6.4 Over-Temperature (OVT) Protection

OVT protection adds an additional layer of protection to the device, and protects the device from overheating and damaging in parallel to the other protection mechanisms. An example for OVT protection is a slow increase in ambient temperature (for example, a failed fan), resulting in elevated junction temperature which exceeds the maximum operating junction temperature. In this case, OVT real-time protection either limits the number of ports that can be turned ON at such temperature, or turns OFF the port (s) with the highest junction temperature.

1.6.5 T_{CUT}/I_{CUT} Protection

The firmware selects T_{CUT} and I_{CUT} threshold levels based on the assigned class. The port is turned OFF if the port current exceeds I_{CUT} for a cumulative time of T_{CUT} (typical 65 ms). Both T_{CUT} and I_{CUT} values are configurable.

1.6.6 Maintain Power Signature

Although this condition does not endanger the PSE device, the MPS signature is required to keep a PD powered and to disconnect its power if PD is removed. The PD77728 device incorporates MPS protection, in which the port is turned OFF if the PD current does not comply with the required hold current and time, as defined in the IEEE 802.3bt standard. Both the hold current ($I_{HOLD}/I_{HOLD-2P}$) and the duration (T_{MPS} , T_{MPDO}) are configurable parameters.

1.7 Over Supply Shutdown (OSS)

OSS is a control pin required to turn OFF ports of a certain priority due to failure in one of the power supplies. A dedicated fast shut-down bus is located between the PoE controller and the digital block to allow fast shut-down response to the OSS signal. Both 1-bit signal priority and 3-bit signal priority are supported.

1.8 V_{MAIN} Under-Voltage Lockout (V_{MAIN_UVLO})

 V_{MAIN} under-voltage lockout (V_{MAIN_UVLO}) turns OFF ports when V_{MAIN} drops below a set threshold.

1.9 Surge

The PD77728 device supports up to 2 kV per IEC-61000-4-5-2014 without external protection components.

For a higher level of surge, request AN4813 Surge Protection for Systems Based on PD77728 8-Port PSE PoE Controller/Manager Application note.



1.10 PSE System Modes of Operation

The device supports the following PSE system modes of operation:

- Controller mode (with PD77020 PSE Power Management Controller)
- Managed Semi-Auto mode
- Managed Auto mode
- Unmanaged Auto mode

For more details, see 5. Application Information.



2. PD77020 PSE Power Management Controller

The PD77020 PoE Power Management Controller provides multi-port PoE functions, such as port mapping (Port Matrix), port priority, port status, and system power management. The PD77020 device is used in conjunction with the PD77728 PoE Manager/Controller. The PD77020 device is based on Microchip SAM D21 and is packaged in a 5 mm × 5 mm 32-pin QFN package.

For more details, see the PD77020 Data Sheet and Communications Protocol documents.



3. Electrical Specifications

This section describes the electrical specifications of the device.

3.1 Absolute Maximum Ratings

PoE performance is not guaranteed when it exceeds the recommended rating. Exposure to any stress in the range between the recommended rating and the absolute maximum rating must be limited to a short time. Exceeding these ratings might impact long-term operating reliability. The following table lists the absolute maximum ratings.

Parameter	Minimum	Maximum	Unit
V _{DD}	-0.3	3.8	V
V _{DDA}	-0.3	3.8	V
V _{DDA} to V _{DD}	-0.3	0.3	V
V _{MAIN}	-0.3	80	V
V _{MAIN_7} , V _{MAIN_36}	V _{MAIN}	80	V
MarkHold FET is OFF	0	V _{MAIN}	V
PORT_NEGx to AGND	-0.3	Lower of V_{MAIN_x} + 0.5 or 80	V
DGND to AGND	-0.3	0.3	V
Digital I/O	-0.3	3.6	V
AUTO	-0.3	Lower of V_{DDA} + 0.3 or 3.8	V
Junction Temperature	-40	Self Protected	°C
Storage	-55	150	°C
Solder 10 Seconds	_	260	°C

Table 3-1. Absolute Maximum Ratings

3.2 Immunity

The following tables list the device immunity.

Table 3-2. ESD

Model	Pins	Minimum Rating	Test Method
Human Body Model (HBM)	All	±2000V	JS-001-2017
Charge Device Model (CDM)	All	±1000V	JESD22-C101F

Table 3-3. Surge Protection

Standard	Application	Minimum Rating
IEC61000-4-5 Ed3	Common mode	1 kV, 2 kV, 4 kV, 6 kV, and 10 kV
ITU-T K.21 2019	Common mode	2.5 kV, 4 kV, and 6 kV
	Differential mode	2.5 kV and 6 kV
EN55024 2010	Common mode	1 kV and 4 kV
GR1089 Issue 6	Common mode	1 kV and 2.5 kV
	Differential mode	1 kV

Note: Device meets 2 kV per IEC-61000-4-5 without need for additional surge protection components. Consult Microchip for recommended protection circuitry for enhanced surge capability.



3.3 Recommended Operating Conditions

The following table lists the recommended operating conditions.

Parameter	Conditions	Min.	Тур.	Max.	Units
Junction temperature	—	-40	—	125	°C
Ambient temperature	—	-40	—	85	°C
V _{MAIN}	Type 1: Reference to AGND	44	—	57	V
	Type 2, 3: Reference to AGND	50	_	57	V
	Type 4: Reference to AGND	52	—	57	V
V _{MAIN_7} /V _{MAIN_36}	Reference to AGND	—	V _{MAIN}	—	V
V _{MAIN} slew rate	V _{MAIN} = 0V to 57V V _{DD} may be either present or absent	_	—	1.0	V/µs
V _{DD}	Reference to DGND	3.0	3.3	3.6	V
V _{DDA}	Reference to AGND	3.0	3.3	3.6	V
DGND-AGND voltage difference	-	-0.3	_	0.3	V

Table 3-4. Recommended Operating Conditions



3.4 Electrical Characteristics

If not specified under conditions, the minimum and maximum ratings listed in the following table apply to the entire specified operating ratings of the device. Typical values stated are either by design or by production testing at 25 °C ambient.

The following tables list the electrical characteristics of the device.

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units		
V _{MAIN} current	I _{MAIN}	Ports on, normal operation. $V_{MAIN} > 12V$.	-	—	1.5	mA		
		$0V < V_{MAIN} \le 8V$, V_{DD} , V_{DDA} not present. IC is non-operational	-	-	100	μΑ		
V_{DD} rail + V_{DDA} rail current	I _{VDD} + I _{VDDA}	$V_{MAIN} = 55V, V_{DD} = V_{DDA} = 3.6V$	_	_	30	mA		

Table 3-5. Current and Power Consumption

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Port supported continuous current	I _{PORT_CONT}	 Single-Signature PD V_{MAIN} = 52V, port not in current limit Class 8 with P_{CLASS_PD} = 99.7W Maximum unbalance 	1.185	_	_	A
Power dissipation	P _{DISS}	All ports 4P Class 8 power (90W) $V_{MAIN} = 52V V_{DD} = V_{DDA} = 3.3V$	—	-	2.0	W
Total channel resistance	R _{CH_ON}	T _A ≤ 85 °C, T _J ≤ 125 °C	—	0.160	—	Ω
Port resistance	R _{CH_OFF}	R_{PORT} connected, T_{J} = 25 °C V_{PORT} < 30V	50	60	70	kΩ
		R_{PORT} disconnected, T_J = 25 °C	—	1.8	—	MΩ
V _{PORT} leakage	ILEAKAGE	V_{PORT_NEGx} to AGND	—	—	5	μA
Port capacitance	C _{PSE}	Required: External X7R port capacitance (typical capacitor values)	47	100	220	nF
	C _{PD}	Supported PD capacitance for IEEE [®] 802.3bt compliant detection	50	-	150	nF
		Supported PD capacitance, non-compliant PD detection	0.05	_	12.8	μF
		Supported PD capacitance, inrush phase	5	—	432	μF
Supported output power	P _{PORT4P}	2 ports power, connected to a single-signature PD, V_{MAIN} = 52V	_	-	100	W

Table 3-6. Port Characteristics

Table 3-7. Current Limit (I_{LIM})

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Port current limit	I _{LIM}	Class 0–Class 3, 2-pair single signature	—	0.720	—	А
		Class 4, 2-pair single signature	_	0.850	—	А
		Class 4, 4-pair dual signature	_	0.850	-	А
		Class 5, 4-pair single signature	—	0.850	—	А
		Class 6, 4-pair single signature	_	0.890	_	А
		Class 7, 4-pair single signature	—	1.000	—	А
		Class 8, 4-pair single signature Class 5, 4-pair dual signature	-	1.200	-	A
Inrush current limit	I _{INRUSH_B}	I_{LIM} setting $I_{LIM_2P_B}$	0.400	0.425	0.450	А



Table 3-8. Power Accuracy

Parameter	Conditions	Min.	Тур.	Max.
Single port (2 pairs) power accuracy	Port power: 5W to 15W	-5.0%	—	5.0%
	Port power: 15W to 55W	-2.5%	—	2.5%
2 ports (4 pairs) power accuracy	Total 4-pair power: 5W to 30W	-5.0%	_	5.0%
	Total 4-pair power: 30W to 100W	-2.5%	_	2.5%

Table 3-9. Detection and Connection Check

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Accept signature resistance	R _{DET}	—	17	25	29	kΩ
Accept signature capacitance	C _{DET}	—	—	—	0.15	μF
Reject signature resistance (low)	R _{REJ}	—	—	—	15	kΩ
Reject signature resistance (high)	R _{REJ}	—	33	—	—	kΩ
Reject signature capacitance	C _{REJ}	—	10	—	—	μF
Detection open circuit resistance	R _{OC}	—	0.5	—	—	MΩ
Valid detection test voltage	V _{VALID}	—	2.8	—	10	V
Detection open circuit voltage	V _{OC}	—	—	—	30	V
Total detection timing	T _{DET}	_	—	_	400	ms

Table 3-10. Classification

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units		
Measured I _{CLASS} at PSE	I _{CLASS}	Class Signature 0	0	-	5	mA		
		Class Signature 1	8	—	13	mA		
		Class Signature 2	16	_	21	mA		
		Class Signature 3	25	_	31	mA		
		Class Signature 4	35	_	45	mA		

Table 3-11. Real-Time Protection

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Short Circuit Protection (SCP) disconnection time	T _{SCP}	Port in current limit, V _{PORT} < 40V, no bouncing		100		μs
Overload protection (T _{LIM})	T _{LIM_2P}	Port in current limit, V _{PORT} ≥ 40V Class 1 to Class 6	-	11	-	ms
		Port in current limit, V _{PORT} ≥ 40V Class 7 and Class 8	_	7	_	ms
Port MPS current	I _{MPS}	SSPD, Class 1–4, 4P operation	2.0	3.5	5.0	mA
threshold		SSPD, Class 1–4, 2P operation	5.0	7.0	9.0	mA
		SSPD, Class 5–8, 4P operation	2.0	4.5	7.0	mA
		DSPD	2.0	4.5	7.0	mA
MPS on time detection	T _{MPS}	-	—	—	6	ms
MPS off time	T _{MPDO}	-	340	356	372	ms
Port OVT protection	Reference temperature	Temperature above which the OVT protection is active	_	_	150	°C



Table 3-12. I_{CUT} and T_{CUT} Specifications

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
I _{CUT} threshold	I _{CUT_2P}	44V < V _{MAIN} < 57V Class 0–3	_	0.375	_	A
		50V < V _{MAIN} < 57V Class 4 SSPD 2P operation	—	0.644	—	A
		50V < V _{MAIN} < 57V Class 5 SSPD 4P operation	_	0.700	_	A
		52V < V _{MAIN} < 57V Class 6 SSPD 4P operation	—	0.800	—	A
		52V < V _{MAIN} < 57V Class 7 SSPD 4P operation	_	0.900	_	A
		52V < V _{MAIN} < 57V Class 8 SSPD 4P operation Class 5 DSPD 4P operation	-	1.090	-	A
T _{CUT} disconnect time	T _{CUT_2P}	-		65	_	ms

Table 3-13. Inrush (Power-Up) Phase

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Inrush time	T _{INRUSH}	Per port V _{MAIN} = 57V I _{INRUSH_2P} = 0.425A	_	65	_	ms
Number ports for simultaneous power-up	N _{PORT}	Power-up to maximum capacitor of 360 µF + 20%	_	_	8	Ports

Table 3-14. UVLO

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
VMAIN_UVLO Threshold voltage	V _{MAIN_UVLO_F}	Threshold level below which ports are turned OFF. V_{MAIN} falling.	29.5	30	30.5	V
	V _{MAIN_UVLO_R}	Threshold level above which ports are operational. $\ensuremath{V_{MAIN}}$ rising.	39.4	40	40.6	V
VMAIN_UVLO ports off response time	t _{VMAIN_UVLO_F}	Time between V_{MAIN} falling below VMAIN_UVLO_F and ports turned off. V_{MAIN} falling.	8	_	24	ms

Table 3-15. I²C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
l ² C SCL clock frequency	f _{SCL}	Standard, Fast, and Fast Plus modes are supported.	_	—	1	MHz

Table 3-16. External Current Reference Resistor I_{REF}


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
I _{REF} resistor	I _{REF}	External 0402 reference resistor value	—	10	—	kΩ
value	I _{REF%}	External 0402 reference resistor accuracy	-0.1	-	0.1	%
	I _{REF_TEMPCO}	Resistor temperature coefficient	—	25	50	ppm/°C



4. Pin Descriptions

The following figure shows the device pinout.

Figure 4-1. Pinout



The following table lists the pin descriptions of the PD77728 device.



Table 4-1. Pin Descriptions

Pin Designator Type Description 1, 2, 4, 9, 11, 13, 19, 23, 24, 25, 26, 77, 28, 93, 03, 24, 35, 41, 42, 55 Not Connected (NC) N/A NC. Leave floating. 3 VPORT_NEG0 Power Negative port 0 output 5 VPORT_NEG1 Power Negative port 1 output 6, 8, 16, 18, 35, 37 N/A N/A Pin removed 7 WAIN,7 Power Negative port 2 output 10 VPORT_NEG2 Power Negative port 2 output 12 VPORT_NEG3 Power Negative port 2 output 12 VPORT_NEG3 Power Negative port 2 output 14 IREF Analog Input Current reference resistor. Connect through 10K 0.1% to AS/ND 15 MarkHold Analog Input MarkHold input. Leave unconnected when not used. 17 WAIN Power Connect to V _{MAIN} . Connect a 1 µF. 100X/XR capacitor near each devices V _{MAIN} . 20 VPEG1P8 Power Internal 1.8V regulator output capacitor to AGND. 13 VPORT_NEG5 Power Negative port 4 output	Table 4-1. Pin Descrip			
13, 19, 23, 24, 25, 26, 77, 28, 30, 32, 34, 30, 41, 42, 55Image: Constant of	Pin	Designator		
25, 26, 27, 28, 29, 30, 23, 24, 39, 41, 42, 55Instancial and an antipart of the section of th		Not Connected (NC)	N/A	NC. Leave floating.
29, 30, 32, 34, 39, 41, 42, 55VPORT_NEGOPowerNegative port 0 output3VPORT_NEG1PowerNegative port 1 output6, 8, 16, 18, 35, 37N/AN/APin removed7VMAIN_7PowerConnect to V _{MANN} through PCB trace of 0.0 resistor rehanced surge protection. Leave unconnected for enhanced surge protection. See PD7728 Surge Protection Application Apple for the end on the former details.10VPORT_NEG2PowerNegative port 2 output12VPORT_NEG3PowerNegative port 3 output14IREFAnalog InputCurrent reference resistor. Connect through 10K 0.1% to AGND.15MarkHoldAnalog InputMarkHold Input. Leave unconnected when not used.17VMAINPowerConnect to V _{MANN} pin.20WREG1P8PowerInternal 1.8/ regulator output capacitor connection.21AGNDGNDAnalog Ground. Connect to DGND.21AGNDGNDAnalog Ground. Connect to DGND.21VPORT_NEG5PowerNegative port 3 output33VPORT_NEG5PowerRegative port 3 output34VPORTSomerConnect to MANN, pin.35MarkHoldAnalog InputProtection. Leave unconnected for connect to AGND.36VPORT_NEG5PowerRegative port 3 output37VPORT_NEG5PowerNegative port 4 output38VPORT_NEG5PowerNegative port 4 output39VPORT_NEG5PowerNegative port 0 output <tr< td=""><td>13, 19, 23, 24,</td><td></td><td></td><td></td></tr<>	13, 19, 23, 24,			
39, 41, 42, 55IndicationIndicationIndication3VPORT_NEGOPowerNegative port 0 output5VPORT_NEGOPowerNegative port 1 output6, 8, 16, 18, 35, 37N/AN/APin removed7WAIN_7PowerNegative port 1 output7WAIN_7PowerNegative port 2 output10VPORT_NEG2PowerNegative port 2 output12VPORT_NEG3PowerNegative port 2 output14IREFAnalog InputCurrent reference resistor. Connect through 10K 0.1% to AGND.15MarkHoldAnalog InputMarkHold input. Leave unconnected when not used.17WMAINPowerConnect to VMAIN_Connect at 1 µF, 100V, X/R capacitor near each device's VMAIN pin.20VPORT_NEG4PowerConnect to UMAIN_Connect at 1 µF, 100V, X/R capacitor connect at low-ESR, 1 µF capacitor to DGND.21MGNDGNDAnalog Ground_Connect to DSND through a single connect at low-ESR, 1 µF capacitor to DGND.22VDDAPowerNegative port 3 output33VPORT_NEG4PowerNegative port 3 output34VPORT_NEG5PowerNegative port 3 output35VPORT_NEG4PowerNegative port 0 output36VPORT_NEG5PowerNegative port 0 output37VPORT_NEG5PowerNegative port 0 output38VPORT_NEG5PowerNegative port 0 output39VPORT_NEG5PowerNegative port 0 output39<	25, 26, 27, 28,			
3 VPORT_NEG0 Power Negative port 0 output 5 VPORT_NEG1 Power Negative port 1 output 6,8, 16, 18, 35, 37 N/A N/A Pin removed 7 WMAIN_7 Power Connect to V _{MAN} through PCB trace or 00 resistor for basic level protection. Leave unconnected for enhanced surge protection. New for more details. 10 VPORT_NEG2 Power Negative port 3 output 12 VPORT_NEG3 Power Negative port 3 output 14 IREF Analog Input MarkHold Input. Leave unconnected when not used. 17 VMAIN Power Connect to V _{MAN} pin. 20 VREG1P8 Power Internal 1.8V regulator output capacitor connection. 21 VAGN Power Connect to V _{MAN} pin. 22 VDA Power Connect to V _{MAN} pin. 23 VPORT_NEG4 Power Negative port 4 output 34 VPORT_NEG5 Power Negative port 4 output 24 VDA Power Negative port 4 output 33 VPORT_NEG5 Power <td>29, 30, 32, 34,</td> <td></td> <td></td> <td></td>	29, 30, 32, 34,			
5VPORT_NEG1PowerNegative port 1 output6, 8, 16, 18, 35, 37N/AN/APin removed7VMAIN_7PowerConnect to V _{MAIN} through PCB trace or 0Ω resistor renhanced surge protection. Leave unconnected for enhanced surge protection. See PD7728 Surge Protection Application Note for more details.10VPORT_NEG2PowerNegative port 2 output12VPORT_NEG3PowerNegative port 3 output14IREFAnalog InputCurrent reference resistor. Connect through 10K 0.1% to AGND.15MarkHoldAnalog InputMarkHold input. Leave unconnected when not used.17VMAINPowerConnect to V _{MAIN} . Connect a 1 µF, 100V, X7R capacitor near each device's V _{MAIN} pin.20VREG1P8PowerConnect to V _{MAIN} . Connect to DGND.21AGNDGNDAnalog Ground. Connect to DGND.22VDAPowerNegative port 4 output33VPORT_NEG5PowerNegative port 5 output36VPORT_NEG5PowerNegative port 4 output37VMAIN_36PowerNegative port 5 output38VPORT_NEG7PowerNegative port 4 output44REST_JN_NInputDevice Negative port 3 output45Int_U_N_S6PowerNegative port 4 output46DGNDPowerNegative port 5 output36VPORT_NEG6PowerNegative port 6 output47VDORT_NEG7PowerNegative port 6 output48MODPower	39, 41, 42, 55			
6, 8, 16, 18, 35, 37 N/A N/A Pin removed 7 WMAIN_7 Power Connect to V _{MAIN} through PCB trace or 0Ω resistor for basic level protection. See PD7728 Surge Protection Application Note for more details. 10 VPORT_NEG2 Power Negative port 2 output 12 VPORT_NEG3 Power Negative port 3 output 14 IREF Analog Input Current reference resistor. Connect through 10K 0.1% to AGND. 15 MarkHold Analog Input Current reference resistor. Connect through 10K 0.1% to AGND. 17 VMAIN Power Connect to V _{MAIN} pin. 20 VREG1P8 Power Internal 1.8V regulator output capacitor connection. 21 AGND GND Analog 3.3V supply. Connect a 1 µF, 100V, X7R capacitor near each device's V _{MAIN} pin. 22 VDA Power Analog 3.3V supply. Connect a capacitor to DGND. 23 VPORT_NEG4 Power Negative port 5 output 34 VPORT_NEG5 Power Negative port 5 output 36 VPORT_NEG6 Power Negative port 6 output 38 VPORT_NEG6 Power Negative port 7 output 38	3	VPORT_NEG0	Power	Negative port 0 output
7VMAIN_7PowerConnect to V _{MAIN} through PCB trace or 0Ω resistor for basic level protection. Leve unconnected for enhanced surge protection. See <i>PD7228 Surge</i> <i>Protection Application Note</i> for more details.10VPORT_NEG2PowerNegative port 2 output12VPORT_NEG3PowerNegative port 3 output14IREFAnalog InputCurrent reference resistor. Connect through 10K 0.1% to AGND.15MarkHoldAnalog InputMarkHold input. Leave unconnected when not used.17VMAINPowerConnect to V _{MAIN} . Connect a 1 µF, 100V, X7R capacitor near each device's V _{MAIN} pin.20VREG1P8PowerInternal 1.8V regulator output capacitor connection. Connect a 1 µF, 100V, X7R capacitor21AGNDGNDAnalog Ground. Connect to DGND through a single point connection.22VDDAPowerNegative port 4 output33VPORT_NEG4PowerNegative port 4 output36VPORT_NEG5PowerNegative port 4 output37VPORT_NEG6PowerNegative port 5 output38VPORT_NEG6PowerNegative port 6 output40VPORT_NEG7PowerNegative port 6 output41RESET JN_NInputDevice Reset. Connect to AGND. Connect do main 3.3V supply on the board.38VPORT_NEG6PowerNegative port 6 output40VPORT_NEG7PowerNegative port 7 output41NDPowerNegative port 7 output42NDOutputInterrupt outpu	5	VPORT_NEG1	Power	Negative port 1 output
Internal Inter	6, 8, 16, 18, 35, 37	N/A	N/A	Pin removed
12VPORT_NEG3PowerNegative port 3 output14IREFAnalog InputCurrent reference resistor. Connect through 10K 0.1% to AGND.15MarkHoldAnalog InputMarkHold input. Leave unconnected when not used.17VMAINPowerConnect to V_MAIN. Connect a 1 µF, 100V, X/R capacitor near each device's V_MAIN pin.20VREG1P8PowerInternal 1.8V regulator output capacitor connection. Connect to aw-5SR, 1 µF capacitor to DGND.21AGNDGNDAnalog Ground. Connect a Capacitor to DGND.22VDDAPowerNegative port 4 output33VPORT_NEG4PowerNegative port 4 output34VPORT_NEG5PowerNegative port 4 output35VPORT_NEG5PowerNegative port 5 output36VDDPowerNegative port 6 output37VPORT_NEG6PowerNegative port 6 output38VPORT_NEG6PowerNegative port 7 output43VDDPowerDevice Reset. Connect a capacitor to DGND. Connected to main 3.3V supply contex back44RESET_IN_NInputDevice Reset. Connect a output presistor to VDD. Connected to main 3.3V supply on the board.46DGNDGNDDigital Ground. Connect to AGND through a single point connection.47WDDPowerNegative port 7 output48A1InputPercercaddress. Connect to VDD. port Digital Ground. Connect to AGND through a single point connection.49A2InputPercercaddress. Connect	7	VMAIN_7	Power	for basic level protection. Leave unconnected for enhanced surge protection. See <i>PD77728 Surge</i>
14IREFAnalog InputCurrent reference resistor. Connect through 10K 0.1% to AGND.15MarkHoldAnalog InputMarkHold input. Leave unconnected when not used.17VMAINPowerConnect to V _{MAIN} . Connect a 1 μF, 100V, X7R capacitor near each device's V _{MAIN} pin.20VREG1P8PowerInternal 1.8V regulator output capacitor connection. Connect a low-ESN, 1 µF capacitor to DGND.21AGNDGNDAnalog Ground, Connect to DGND through a single 	10	VPORT_NEG2	Power	Negative port 2 output
to AGND.to AGND.15MarkHoldAnalog InputMarkHold input. Leave unconnected when not used.17VMAINPowerConnect to V _{MAIN} . Connect a 1 JF, 100V, X7R capacitor near each device's V _{MAIN} pin.20VREG1P8PowerInternal 1.8V regulator output capacitor connection. Connect a low-ESR, 1 µF capacitor to DGND.21AGNDGNDAnalog Ground. Connect to DGND through a single point connection.22VDDAPowerAnalog 3.3V supply. Connect a capacitor to AGND. Connected to main 3.3V supply on the board.31VPORT_NEG4PowerNegative port 4 output33VPORT_NEG5PowerNegative port 4 output36VPORT_NEG6PowerNegative port 5 output37VPORT_NEG6PowerNegative port 6 output38VPORT_NEG7PowerNegative port 7 output40VPORT_NEG7PowerNegative port 7 output43INT_OUT_NInputDevice Reset. Connect a capacitor to DGND. Connected to main 3.3V supply on the board.44RESET_IN_NInputDevice Reset. Connect a capacitor to DGND. Connected to main 3.3V supply on the board.45INT_OUT_NOutputInterrupt output pin (open drain). Leave open if not used.46DGNDGNDDigital Ground. Connect to AGND through a single point connection.47MDCOREPowerNegative port 7 output pin (open drain). Leave open if not used.48A1InputIPC device address. Connect to V _{DD} or DGND.49	12	VPORT_NEG3	Power	Negative port 3 output
17VMAINPowerConnect to V _{MAIN} . Connect a 1 μF, 100V, X7R capacitor near each device's V _{MAIN} pin.20VREG1P8PowerInternal 1.8V regulator output capacitor connection. Connect a low-ESR, 1 μF capacitor to DGND.21AGNDGNDAnalog Ground. Connect to DGND through a single point connection.22VDDAPowerAnalog 3.3V supply. Connect a capacitor to AGND. Connect do unain 3.3V supply on the board.31VPORT_NEG4PowerNegative port 4 output33VPORT_NEG5PowerNegative port 5 output36VMAIN_36PowerNegative port 5 output38VPORT_NEG6PowerNegative port 6 output40VPORT_NEG7PowerNegative port 7 output43VDDPowerDigital 3.3V supply. Connect a capacitor to DGND. connected to main 3.3V supply on the board.44RESET_IN_NInputDevice Reset. Connect a capacitor to DGND. connected to main 3.3V supply on the board.45INT_OUT_NOutputInterrupt output pin (open drain). Leave open if not used.46DGNDGNDDigital Ground. Connect to V_MON. torupt the capacitor to DGND.48A1InputI ² C device address. Connect to V_DO ODGND.49A2InputI ² C device address. Connect to V_DD OTGND.50A3InputI ² C device address. Connect to V_DD oTGND.	14	IREF	Analog Input	
1000000000000000000000000000000000000	15	MarkHold	Analog Input	MarkHold input. Leave unconnected when not used.
InterfactConnect a low-ESR, 1 μF capacitor to DGND.21AGNDGNDAnalog Ground. Connect to DGND through a single point connection connection.22VDDAPowerAnalog 3.3V supply. Connect a capacitor to AGND. Connected to main 3.3V supply on the board.31VPORT_NEG4PowerNegative port 4 output33VPORT_NEG5PowerNegative port 5 output36VMAIN_36PowerConnect to V _{MAIN} through PCB trace or 0Ω resistor for basic level protection. Leave unconnected for enhanced surge protection. See <i>PD77728 Surge</i> <i>Protection Application Note</i> for more details.38VPORT_NEG6PowerNegative port 6 output40VPORT_NEG7PowerNegative port 7 output43VDDPowerDigital 3.3V supply. Connect a capacitor to DGND. Connected to main 3.3V supply on the board.44RESET_IN_NInputDevice Reset. Connect a pull-up resistor to V _{DD} .45DGNDGNDDigital Ground. Connect to AGND through a single point connection.46DGNDGNDDigital Ground. Connect to AGND through a single point connection.47M2NDCOREPowerInternal 1.2V regulator output capacitor pin. Connect 1.0 µF low ESR capacitor to DGND.48A1InputI ² C device address. Connect to V _{DD} or DGND.49A2InputI ² C device address. Connect to V _{DD} or DGND.50A3InputI ² C device address. Connect to V _{DD} or DGND.	17	VMAIN	Power	
1Powerpoint connection.22VDDAPowerAnalog 3.3V supply. Connect a capacitor to AGND. Connected to main 3.3V supply on the board.31VPORT_NEG4PowerNegative port 4 output33VPORT_NEG5PowerNegative port 5 output36VMAIN_36PowerConnected to V _{MAIN} through PCB trace or 0Ω resistor for basic level protection. Leave unconnected for enhanced surge protection. Nee PD77728 Surge Protection Application Note for more details.38VPORT_NEG6PowerNegative port 6 output40VPORT_NEG7PowerNegative port 7 output43VDDPowerDigital 3.3V supply. Connect a capacitor to DGND. Connected to main 3.3V supply on the board.44RESET_IN_NInputDevice Reset. Connect a pul-lup resistor to V _{DD} .45INT_OUT_NOutputInterrupt output pin (open drain). Leave open if not used.46DGNDGNDDigital Ground. Connect to AGND through a single point connection.47VDDCOREPowerInterrunt 1.2V regulator output capacitor pin. Connect 1.0 µF low ESR capacitor to DGND.48A1InputiPC device address. Connect to V _{DD} or DGND.49A2InputiPC device address. Connect to V _{DD} or DGND.50A3InputiPC device address. Connect to V _{DD} or DGND.	20	VREG1P8	Power	
Image: Connected to main 3.3V supply on the board.31VPORT_NEG4PowerNegative port 4 output33VPORT_NEG5PowerNegative port 5 output36VMAIN_36PowerConnect to V _{MAIN} through PCB trace or 0Ω resistor for basic level protection. Leave unconnected for enhanced surge protection. Note for more details.38VPORT_NEG6PowerNegative port 6 output40VPORT_NEG7PowerNegative port 7 output43VDDPowerNegative port 7 output43NDDPowerDigital 3.3V supply. Connect a capacitor to DGND. Connected to main 3.3V supply on the board.44RESET_IN_NInputDevice Reset. Connect a pull-up resistor to V _{DD} .45INT_OUT_NOutputInterrupt output pin (open drain). Leave open if not used.46DGNDGNDDigital Ground. Connect to AGND through a single point connection.47VDDCOREPowerInterrupt - PC device address. Connect to V _{DD} or DGND.48A1InputPC device address. Connect to V _{DD} or DGND.49A2InputPC device address. Connect to V _{DD} or DGND.	21	AGND	GND	
33VPORT_NEG5PowerNegative port 5 output36VMAIN_36PowerConnect to V _{MAIN} through PCB trace or 0Ω resistor for basic level protection. Leave unconnected for enhanced surge protection. See PD77728 Surge Protection Application Note for more details.38VPORT_NEG6PowerNegative port 6 output40VPORT_NEG7PowerNegative port 7 output43VDDPowerNegative port 7 output44RESET_IN_NInputDevice Reset. Connect a pull-up resistor to V _{DD} .45INT_OUT_NOutputInterrupt output pin (open drain). Leave open if not used.46DGNDGNDDigital Ground. Connect to AGND through a single point connection.47VDDCOREPowerInterrupt 1.2V regulator output capacitor pin. Connect 1.0 µF low ESR capacitor to DGND.48A1InputI ² C device address. Connect to V _{DD} or DGND.49A3InputI ² C device address. Connect to V _{DD} or DGND.	22	VDDA	Power	
36VMAIN_36PowerConnect to V _{MAIN} through PCB trace or 0Ω resistor for basic level protection. Leave unconnected for enhanced surge protection. See PD77728 Surge Protection Application Note for more details.38VPORT_NEG6PowerNegative port 6 output40VPORT_NEG7PowerNegative port 7 output43VDDPowerDigital 3.3V supply. Connect a capacitor to DGND. Connected to main 3.3V supply on the board.44RESET_IN_NInputDevice Reset. Connect a pull-up resistor to V _{DD} .45INT_OUT_NOutputInterrupt output pin (open drain). Leave open if not used.46DGNDGNDDigital Ground. Connect to AGND through a single point connection.47VDDCOREPowerInterrunt 1.2V regulator output capacitor pin. Connect 1.0 µF low ESR capacitor to DGND.48A1InputI²C device address. Connect to V _{DD} or DGND.49A2InputI²C device address. Connect to V _{DD} or DGND.50A3InputI²C device address. Connect to V _{DD} or DGND.	31	VPORT_NEG4	Power	Negative port 4 output
Image: Construction of the series of the s	33	VPORT_NEG5	Power	Negative port 5 output
40VPORT_NEG7PowerNegative port 7 output43VDDPowerDigital 3.3V supply. Connect a capacitor to DGND. Connected to main 3.3V supply on the board.44RESET_IN_NInputDevice Reset. Connect a pull-up resistor to Vpp.45INT_OUT_NOutputInterrupt output pin (open drain). Leave open if not used.46DGNDGNDDigital Ground. Connect to AGND through a single point connection.47VDDCOREPowerInternal 1.2V regulator output capacitor pin. Connect 1.0 μF low ESR capacitor to DGND.48A1InputI²C device address. Connect to VpD or DGND.49A2InputI²C device address. Connect to VpD or DGND.50A3InputI²C device address. Connect to VpD or DGND.	36	VMAIN_36	Power	for basic level protection. Leave unconnected for enhanced surge protection. See <i>PD77728 Surge</i>
43VDDPowerDigital 3.3V supply. Connect a capacitor to DGND. Connected to main 3.3V supply on the board.44RESET_IN_NInputDevice Reset. Connect a pull-up resistor to V _{DD} .45INT_OUT_NOutputInterrupt output pin (open drain). Leave open if not used.46DGNDGNDDigital Ground. Connect to AGND through a single point connection.47VDDCOREPowerInternal 1.2V regulator output capacitor pin. Connect 1.0 μF low ESR capacitor to DGND.48A1InputI²C device address. Connect to V _{DD} or DGND.49A2InputI²C device address. Connect to V _{DD} or DGND.50A3InputI²C device address. Connect to V _{DD} or DGND.	38	VPORT_NEG6	Power	Negative port 6 output
44RESET_IN_NInputDevice Reset. Connect a pull-up resistor to V_DD.45INT_OUT_NOutputInterrupt output pin (open drain). Leave open if not used.46DGNDGNDDigital Ground. Connect to AGND through a single point connection.47VDDCOREPowerInternal 1.2V regulator output capacitor pin. Connect 1.0 μF low ESR capacitor to DGND.48A1InputI ² C device address. Connect to V_DD or DGND.49A2InputI ² C device address. Connect to V_DD or DGND.50A3InputI ² C device address. Connect to V_DD or DGND.	40	VPORT_NEG7	Power	Negative port 7 output
45INT_OUT_NOutputInterrupt output pin (open drain). Leave open if not used.46DGNDGNDDigital Ground. Connect to AGND through a single point connection.47VDDCOREPowerInternal 1.2V regulator output capacitor pin. Connect 1.0 μF low ESR capacitor to DGND.48A1InputI²C device address. Connect to V _{DD} or DGND.49A2InputI²C device address. Connect to V _{DD} or DGND.50A3InputI²C device address. Connect to V _{DD} or DGND.	43	VDD	Power	Digital 3.3V supply. Connect a capacitor to DGND. Connected to main 3.3V supply on the board.
AdditionInternal in a constraint of a	44	RESET_IN_N	Input	Device Reset. Connect a pull-up resistor to V _{DD} .
47VDDCOREPowerInternal 1.2V regulator output capacitor pin. Connect 1.0 μF low ESR capacitor to DGND.48A1InputI²C device address. Connect to V _{DD} or DGND.49A2InputI²C device address. Connect to V _{DD} or DGND.50A3InputI²C device address. Connect to V _{DD} or DGND.	45	INT_OUT_N	Output	
48A1InputI²C device address. Connect to V_DD or DGND.49A2InputI²C device address. Connect to V_DD or DGND.50A3InputI²C device address. Connect to V_DD or DGND.	46	DGND	GND	
49A2InputI²C device address. Connect to VDD or DGND.50A3InputI²C device address. Connect to VDD or DGND.	47	VDDCORE	Power	Internal 1.2V regulator output capacitor pin. Connect 1.0 μ F low ESR capacitor to DGND.
50 A3 Input I ² C device address. Connect to V _{DD} or DGND.	48	A1	Input	I^2C device address. Connect to V_{DD} or DGND.
	49	A2	Input	I ² C device address. Connect to V _{DD} or DGND.
51 A4 Input I ² C device address. Connect to V _{DD} or DGND.	50	A3	Input	I ² C device address. Connect to V _{DD} or DGND.
	51	A4	Input	I ² C device address. Connect to V _{DD} or DGND.



continued			
Pin	Designator	Туре	Description
52	AUTO	Input	Connect a resistor divider comprised of a 10 k Ω resistor from V _{DD} to AUTO pin, and a resistor from AUTO pin to DGND to select the AUTO mode configuration. See Table 5-1 for resistor selection and AUTO mode configurations.
53	SCLIO	Bidirectional	I ² C clock
54	SDIO	Bidirectional	I ² C data input/output
56	OSS	Input	OSS is used to shut down ports based on priority settings. Connect to AGND through 10K, if unused.
EPAD	EPAD	Analog	Exposed Pad. Connect to AGND through short trace on PCB underneath device. AGND must have enough copper mask to ensure adequate thermal performance.



5. Application Information

This section provides practical operation information for the PD77728 device.

5.1 Operational Modes

This section provides a high level description of the four available operational modes:


- Controller mode
- Semi-Auto mode
- Managed Auto mode
- Unmanaged Auto mode

5.1.1 Controller Mode

This section describes the chipset operation with PD77020 PoE Power Management Controller. The PD77020 device is used in conjunction with the PD77728 device, where the PD77020 PoE Power Management Controller provides multi-port PoE functions, such as port mapping (Port Matrix), port priority, port status, and system power management.

The following figure shows the Controller Mode application.

Figure 5-1. Controller Mode Application






5.1.2 Semi-Auto Mode

In the Semi-Auto mode, the device performs periodic connection check, detection, and classification, but does not power-up the ports without a host command. Each device has initial PSE configuration containing the Port Matrix (2P/4P configuration) and stores the port investigation results in the memory for host control. The host can override these settings. In this mode, the PoE controller is responsible for the periodic or cyclic detection and classification of the ports.

The following figure shows the Semi-Auto mode application.

Figure 5-2. Semi-Auto Mode Application





5.1.3 Auto Mode

The Auto mode is an operational mode where PSE can perform the required functionality with predetermined configuration values. In this mode, the device performs connection check, detection, classification, and power-up autonomously following POR, and turning valid PoE ports ON without host intervention. A device supporting the Auto mode might either be connected to a host (Managed Auto mode) or be used as a stand-alone system without any control interface (Unmanaged Auto mode).

The following tasks are supported in the Auto mode:


- Autonomous detection, classification, power-up, and power-on ports based on configuration pins
- Device-Level matrix configuration

5.1.3.1 Managed Auto Mode

In the Managed Auto mode, the device has initial PSE configuration with which the system can be operated without the need for host communication. However, host communication allows subsequent changes to the PSE configuration.

The following figure shows the host-controlled Managed Auto mode application.

Figure 5-3. Host-Controlled Managed Auto Mode Application






5.1.3.2 Unmanaged Auto Mode

In the Unmanaged Auto mode, the device is a stand-alone system. There is no host I²C communication to the device. All PSE configurations are stored within the system and are available to the device (s) without host communication. This is the typical application of a single device system. More than one device may be employed in this type of system, but each device operates interdependently of other devices.

The following figure shows the Unmanaged Auto mode application.

Figure 5-4. Unmanaged Auto Mode Application



The following table lists the values of the resistor RB that are used to set the PSE type.

Level	Level Range (V)	Mode	RB (kΩ)	Set Value (V)
0	0-0.278	Class8	0.442	0.140
1	0.279-0.557	Class7	1.47	0.423
2	0.558-0.847	Class6	2.67	0.695
3	0.847-1.115	Class5	4.22	0.979
4	1.115-1.393	Class4–4P	6.19	1.262
5	1.394-1.693	Class4–2P	8.87	1.551
6	1.694-1.951	Class3–2P	12.4	1.827
7	1.951-2.23	AUTO mode disabled	> 17.4 or open	2.096

Table 5-1. AUTO Pin Configuration

Note: A 10K Ω resistor from 3.3V to AUTO pin is the top resistor value, RTOP, which along with RB creates the required voltage level at AUTO pin input.



5.2 I²C

The port l²C address is programmed through pins A1, A2, A3, and A4 (pins 48–51). Tie each pin to V_{DD} or DGND to set the l²C address, as listed in the following table.

Note: The I²C address is a 7-bit address.

A4	A3	A2	A1	Ports	I ² C Address
0	0	0	0	0–3	0x20
				4-7	0x21
0	0	0	1	0–3	0x22
				4-7	0x23
0	0	1	0	0–3	0x24
				4-7	0x25
0	0	1	1	0–3	0x26
				4-7	0x27
0	1	0	0	0–3	0x28
				4–7	0x29
0	1	0	1	0–3	0x2A
				4-7	0x2B
0	1	1	0	0–3	0x2C
				4-7	0x2D
0	1	1	1	0–3	0x2E
				4-7	0x2F
1	0	0	0	0–3	0x30
				4-7	0x31
1	0	0	1	0–3	0x32
				4-7	0x33
1	0	1	0	0–3	0x34
				4–7	0x35
1	0	1	1	0–3	0x36
				4-7	0x37
1	1	0	0	0–3	0x38
				4–7	0x39
1	1	0	1	0–3	0x3A
				4–7	0x3B
1	1	1	0	0–3	0x3C
				4-7	0x3D
1	1	1	1	0–3	0x3E
				4-7	0x3F

 Table 5-2.
 I²C Address Select



5.3 2-Pair and 4-Pair (2P/4P) Operation

The IEEE 802.3bt standard introduces the ability to drive a PD (that supports this mode) by using four pairs and allowing higher PD power support. The IEEE 802.3bt standard discusses the 4P definition from a logical port point of view. That is, a port in the IEEE 802.3bt standard can operate either in 2P mode or in 4P mode. A PD that can accept power on both ALT-A and ALT-B at the same time is regarded as a single 4P-capable PD.

5.3.1 2P Operation

PSE port can operate over two pairs, that is, only two pairs are used to actively deliver power to the PD, either on ALT-A or ALT-B, but not both. This is allowed when the assigned class is 0 to 4. A 2P operation uses a single physical port that is considered as a logical port.

5.3.2 4P Operation

When the assigned class is 5 to 8, the PSE port must deliver the power over four pairs. When operating in 4P, powered is delivered to the PD on both pairsets (ALT-A and ALT-B), that is, two physical ports are combined to create a single logical 4P port required for the 4P operation.

When operating in the 4P mode, the two physical ports that create the one logical four pair port must be chosen from the same physical PD77728 IC. In addition, the logical 4P port must be created from the same physical port group (0, 1, 2, and 3) or (4, 5, 6, and 7). For example, a logical 4P port from physical ports 0 and 3 is allowed, but a logical 4P port from physical ports 0 and 4 is not allowed.

5.4 PD77728 Communication Interface

PD77728 Communication interface between PD77728 and PD77020 is through the I²C interface. In the Semi-Auto and the Managed Auto modes, communication between PD77728 and the host processor is also through I²C. For more detailed information, see *PD77728 Register Map*.

5.5 OSS Pin Behavior

The OSS pin can be used to turn off groups of ports based on the signal type received on the pin.

The OSS pin has two modes of operation:

- Single-Bit Priority Shutdown mode
- Multi-Bit Priority Shutdown mode

The OSS pin mode of operation is set in register **MISC** (0x17) bit [4]. The default value of the OSS pin is Single-Bit Priority Shutdown mode.

5.5.1 Single-Bit Priority Shutdown Mode

To enable the Single-Bit Priority Shutdown, bit [4] in register **MISC** (0x17) must be set to 0 (Default).

In this mode of operation, a rising edge of the OSS hardware pin shuts down low priority ports:

- Powered ports are turned OFF
- Unpowered ports stop detection
- If the OSS bit is asserted, then the low priority ports do not perform detection.
- Once OSS is back to low level, all low priority ports resume detection.

Low-priority ports are defined by writing to register **PWRPR** (0x15) bits [7:4] (Port Power Priority). This register sets the ports to be turned OFF if OSS is asserted.

In the Auto mode, the low priority ports that are turned OFF are automatically re-enabled after OSS has cleared.

In the Controller mode, the low priority ports that are turned OFF are automatically re-enabled based on the value written in register **Detect/Class Enable** (0x14) bits [3:0].




In the Semi-Auto mode, the host must re-enable Detection and Classification.

Note: Do not clear bits [3:0] of register **Detect/Class Enable** (0x14) during the assertion of OSS.

The following events occur when the OSS pin is set:

- OSS event (bit [1]) in register SUPPLY (registers 0x0A, 0x0B) and Supply Event (bit [7]) in Interrupt register (0x00) are set.
- Ports that are ON and assigned as low-priority ports, are turned OFF.
- Ports that were turned OFF, set the corresponding Power Good and Power Enable bits in **Power** register (0x10).
- Ports that are not ON, perform detection and class, and are assigned as low priority ports, stop detection and classification without reporting any bit.

Figure 5-5. OSS Pin Single-Bit Priority Shutdown Mode Timing



5.5.2 Multi-Bit Priority Shutdown Mode

The Multi-Bit Priority Shutdown mode has the following characteristics:

- 3-bit priority for every port
- Each bit has a length of T_{BIT-OSS}
- Idle state of OSS pin is low level (0)
- A start-bit comprising of transition from 0 (IDLE) to 1 back to 0 precedes the data
- 000 is the highest priority (reducing as the bit value increases)

The OSS mode is set to the Multi-Bit Priority mode by setting **Multi Bit Priority** (bit [4]) in the **MISC** register (0x17).

Multi-bit power priority code is set in **Multi-bit Power Priority** registers (0x27, 0x28). Port power priority field in register **PWRPR** (register 0x15 bits [7:4]) are ignored. If the host selects certain priority ports to be turned OFF, then it sends the relevant shutdown code on the OSS, based on the timing diagram shown in Figure 5-6.

The PD77728 device compares the code received on OSS with the power priority of each port (as defined by registers 0x27 and 0x28) and shuts down the ports which are less than or equal to the received priority. Then, the PD77728 device returns to normal operation, that is, ports that were turned OFF due to OSS shut-down event immediately restart detection. These ports are re-enabled for detection. Ports that are not ON but perform detection/classification, and are assigned to the priority code, are not interrupted.


The following events occur when the OSS code is received:



- OSS event (bit [1]) in register SUPPLY (registers 0x0A, 0x0B) and Supply Event (bit [7]) in the Interrupt register (0x00) are set.
- Ports that are ON and assigned as corresponding OSS code, are turned OFF.
- Ports that are turned OFF, set the corresponding power good and power enable bits in the **Power** register (0x10).
- Ports that are not ON and assigned with the corresponding OSS code, continue to perform uninterrupted detection and classification.

The following figure shows the OSS pin Multi-Bit Priority Shutdown mode timing.





The following table lists the OSS Pin Multi-Bit Priority Shutdown mode parameters.

Parameter	Description	Min.	Тур.	Max.	Unit
T _{BIT-OSS}	OSS bit period	24	25	26	μs
T _{OSS-OFF}	Time between receiving shutdown code and shutting down of ports.	1	-	50	μs
T _{OSS-IDLE}	Idle time between consecutive shutdown code transmission in the Multi-Bit mode.		50		μs

Table 5-3. OSS Pin Multi-Bit Priority Shutdown Mode Parameters

Notes:

- If only one of the IC's addresses is configured to multi-bit, then the configuration is applied on both sub-chips.
- There is no support for single bit and multi bit on the same IC.
- In the Multi-Bit Priority mode, if OSS I/O has changed but a valid start-bit is not detected, then the OSS event is discarded.
- OSS priority table is rebuilt every 3 ms. Therefore, it might take up to 3 ms for a new configuration to take place.
- The OSS priority table is locked against changes during an OSS event.



5.6 Compliance to Limited Power Source Requirements

The Microchip PD77728 PoE manager fulfills Limited Power Source (LPS) requirements per IEC/UL/ EN62368-1. In other words, the PD77728 device is an IC current limiter that is used for current limiting the output of the power source in accordance with the requirements of an LPS.

As per IEC62368-1 Ed.2, if the system power supply exceeds 250 VA, then the PD77728 device is shorted during compliance testing. Therefore, an external current limiter or per-port fuse is required. If the total system power is less than 250 VA, then the PD77728 device is not shorted during compliance testing and LPS requirements are met by virtue of the PD77728 device being an IC current limiter.

As per IEC62368-1 Ed.3, the IC current limiters used for current limiting in power sources are not shorted from input to output if they comply with all of the following:

- The IC current limiters limit the current to manufacturer's defined value which must be less than 5A under normal operating conditions with any specified drift accounted for.
- The IC current limiters are entirely electronic and have no means of manual operation or reset.
- The IC current limiters output current is limited to 5A or less (specified maximum load).

This implies that per port fuses might not be required to meet IEC62368-1 Ed3. The compliance requirements are as follows:

- If a system is intended to meet IEC62368-1Ed2: Per port fuse is required if the total system power > 250 VA.
- If a system is intended to meet IEC62368-1Ed2: Per port fuse is not required if the total system power is < 250 VA.
- If a system is intended to meet IEC62368-1Ed3: Per port fuse may not be required.


For additional details, request for Microchip *AN3527 Compliance to Limited Power Source Requirements*. These statements are Microchip's good faith interpretation of the IED62368-1 standard. Consult IEC or equivalent agency and the IEC62368-1 Ed2/Ed3 standards for official positions with respect to this topic.




6. Package Specifications

This device is a 56-lead very thin plastic quad flat, no lead package (KDC), 8 mm x 8 mm x 0.9 mm body [VQFN] with depopulated terminals and 5.5 mm² exposed pad. For latest package drawings, see Microchip Package Drawings.

Figure 6-1. Package Outline Drawing (POD)







	Units			
Dimension	Limits	MIN	NOM	MAX
Number of Terminals	N		56	
Pitch	е		0.50 BSC	
Overall Height	A	0.80	0.85	0.90
Standoff	A1	0.00	0.035	0.05
Terminal Thickness	A3	0.203 REF		
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	5.40	5.50	5.60
Overall Width	E		8.00 BSC	
Exposed Pad Width	E2	5.40	5.50	5.60
Terminal Width	b	0.20	0.25	0.30
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed-Pad	K	0.70	_	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.



6.1 Recommended PCB Layout

The following figures show the recommended PCB layout of the PD77728 device.

Note: All figure dimensions are in mm.

Figure 6-2. Solder Mask (Component Side)




Figure 6-3. Solder Mask (Print Side)






Figure 6-4. Copper Layer (Component Side)








Figure 6-5. Paste Mask (Component Side)



Note: Use a 5 mil stencil.



Figure 6-6. Pin Geometry (Component Side)



6.2 Thermal Properties

The following table lists the thermal properties of the device.

Table 6-1. Thermal Properties¹

Parameter	Symbol	Typical	Unit
Junction-to-ambient thermal resistance	θ _{JA}	21.03	°C/W
Junction-to-case (top) thermal resistance	θ _{JC(TOP)}	10.04	°C/W
Junction-to-board thermal resistance	θ _{JB}	4.12	°C/W
Junction-to-top characterization parameter	Ψ _{JT}	0.334	°C/W

Note:

1. Using the JESD51-7 test board.



6.3 Recommended Solder Reflow Information

The following list shows the solder reflow information:

- RoHS 6/6
- Pb-free 100% Matte Tin Finish
- Package Peak Temperature for Solder Reflow (40s maximum exposure)—260 °C (0 °C, -5 °C)

The following tables list the classification reflow profile and Pb-Free Process—package classification reflow temperature details.

Table 6-2. Classification Reflow Profile


Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate (TS _{MAX} to T _P)	3 °C/s maximum	3 °C/s maximum
Preheat		
Temperature min (TS _{MIN})	100 °C	150 °C
Temperature max (TS _{MAX})	150 °C	200 °C
Time (ts _{MIN} to ts _{MAX})	60s to 120s	60s to 180s
Time Maintained		
Temperature (T _L)	183 °C	217 °C
Time (t _L)	60s to 150s	60s to 150s
Peak classification temperature (T _P)	210 °C to 235 °C	240 ℃ to 255 ℃
Time within 5 °C of actual peak temperature (t_P)	10s to 30s	20s to 40s
Ramp-down rate	6 °C/s maximum	6 °C/s maximum
Time 25 °C to peak temperature	6 minutes maximum	8 minutes maximum

Table 6-3. Pb-Free Process—Package Classification Reflow Temperatures

Package Thickness	Volume < 350 mm ³	Volume 350–2000 mm ³	Volume > 2000 mm ³
Less than 1.6 mm	260 + 0 °C	260 + 0 °C	260 + 0 °C
1.6 mm to 2.5 mm	260 + 0 °C	250 + 0 °C	245 + 0 °C

The following figure shows the classification reflow profile.

Figure 6-7. Classification Reflow Profile







7. Tape and Reel Specifications


This section provides the tape and reel specifications.

The following figures show the tape and reel pin 1 orientation and tape specifications of the PD77728 device.

Figure 7-1. Tape and Reel Pin 1 Orientation







The following table lists the tape mechanical data details of the PD77728 device.

Table 7-1. Tape Mechanical Data


Dimension	Value (mm)
A0	8.35 ±0.10
во	8.35 ±0.10
КО	1.40 ±0.10
К1	N/A
Pitch	12.00 ±0.10



continued	
Dimension	Value (mm)
Width	16.00 ±0.30

The following figure shows the reel specifications of the PD77728 device.

Figure 7-3. Reel Specification



The following table lists the reel mechanical data details of the PD77728 device.

Dimensions	Value (mm)	Value (inch)
Tape size	16.00 ±0.3	0.630 ±0.012
A maximum	330	13
B maximum	1.5	0.059
C	13.0 ±0.20	0.512 ±0.008
D minimum	20.2	0.795
N minimum	50	1.968
G	16.4 +2.0/-0.0	0.724 to 0.645
T maximum	29	1.142

Table 7-2. Reel Mechanical Data

Note: Base quantity: 2000 pieces



8. Ordering Information

The following table lists the part ordering information of the device.

Part Number	Package	Packaging Type	Temperature	Part Marking
PD77728ILQ-VVVV ¹ -TR	Plastic QFN	Tape and Reel	–40 °C to 85 °C	Microchip Logo
	8 mm × 8 mm			PD77728
	(56 lead)			e3 Arm®
				YYWWNNN ²

Table 8-1. Ordering Information

Notes:

- 1. VVVV = Firmware version
- 2. YY = Year, WW = Week, and NNN = Trace code.



9. Reference Documents

This document has the following reference documents:

- PD77020 PoE PSE Power Management Controller Data Sheet
- AN4896 Designing an IEEE[®] 802.3bt/at/af PoE System Based on PD77728
- AN4813 Surge Protection for Systems Based on PD77728 8-Port PSE PoE Controller/Manager
- PD77728 Auto Mode Register Map
- AN4952 PD77728 PSE Firmware Download and Replace Flow
- PD77728 Auto Mode Evaluation Board User Guide



10. Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Revision	Date	Description
D	05/2023	 The following is the summary of the changes made in this revision: Updated the following figures: Figure 5-1 Figure 5-2 Figure 5-3 Figure 5-4 Edited 8. Ordering Information Edited Table 3-5
С	03/2023	 The following is the summary of the changes made in this revision: Re-defined 5.1. Operational Modes Added 5.5. OSS Pin Behavior Updated descriptions of Over voltage and T_{CUT}/I_{CUT} Protection in 1.6.4. Over-Temperature (OVT) Protection and 1.6.5. TCUT/ICUT Protection respectively. Added additional Surge Protection information in 1.9. Surge Incorporated minor editorial changes throughout the document.
В	08/2022	Added and revised all the sections, and updated information regarding functional descriptions, electrical specifications, and pin descriptions throughout the document to align with device performance.
А	05/2021	This is a preliminary version of the data sheet.



Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure



that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/ client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.



© 2023, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-2487-5

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

MERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
orporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
andler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
l: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
ax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
chnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
ww.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
eb Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
ww.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
lanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
uluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
l: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
nx: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
ustin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
l: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
oston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
estborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
el: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
ax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
hicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
asca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
l: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
ax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
allas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
ddison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
el: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
ax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
etroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
ovi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
l: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
ouston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
l: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
dianapolis	China - Xiamen		Tel: 31-416-690399
oblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
l: 317-773-8323	China - Zhuhai		Norway - Trondheim
ax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
el: 317-536-2380			Poland - Warsaw
os Angeles			Tel: 48-22-3325737
ission Viejo, CA			Romania - Bucharest
l: 949-462-9523			Tel: 40-21-407-87-50
ax: 949-462-9608			Spain - Madrid
el: 951-273-7800			Tel: 34-91-708-08-90
aleigh, NC			Fax: 34-91-708-08-91
l: 919-844-7510			Sweden - Gothenberg
ew York, NY			Tel: 46-31-704-60-40
el: 631-435-6000			Sweden - Stockholm
in Jose, CA			Tel: 46-8-5090-4654
el: 408-735-9110			UK - Wokingham
el: 408-436-4270			Tel: 44-118-921-5800
anada - Toronto			Fax: 44-118-921-5820